



(19) Europäisches Patentamt
European Patent Office
Office européen des brevets



(11) Publication number:

0 655 723 A1

(12)

EUROPEAN PATENT APPLICATION

(21) Application number: 94118421.0

(51) Int. Cl. 6 G09G 3/34

(22) Date of filing: 23.11.94

(30) Priority: 30.11.93 US 160344

(43) Date of publication of application:
31.05.95 Bulletin 95/22

(84) Designated Contracting States:
DE FR GB IT NL

(71) Applicant: TEXAS INSTRUMENTS
INCORPORATED
13500 North Central Expressway
Dallas
Texas 75265 (US)

(72) Inventor: Gove, Robert J.
1405 Scarborough Lane
Plano, TX 75075 (US)
Inventor: Urbanus, Paul M.
16000 Bent Tree Forest Circle,

Apt. No. 1914

Dallas, TX 75248 (US)

Inventor: Sampsell, Jeffrey B.

2005 Pueblo Court

Plano, TX 75074 (US)

Inventor: Doherty, Donald B.

3908 West Runge Court

Irving, TX 75038 (US)

Inventor: Hashimoto, Masashi

14-32, Onogawa

Tsukuba-shi,

Ibaraki-ken (JP)

(74) Representative: Schwepfinger, Karl-Heinz,
Dipl.-Ing.
Prinz & Partner,
Manzingerweg 7
D-81241 München (DE)

(54) Digital memory for display system using spatial light modulator.

(57) A memory (15) for a digital display system (10) having a spatial light modulator (SLM) (16) that displays data in bit-plane format. The memory (15) has control means (25) for row random access. It also has a set of input registers (31) and two sets of output registers (32), (33). The input registers (31) receive pixel data before it has been processed. The memory (15) delivers this data back to a processor (14) for processing via a first set of output registers (32). After processing, the input registers (31) receive pixel data that has been fully processed and is ready for display. The second set of output registers (33), controlled at their input or output by a bit selector (37), delivers bit-planes of data to the SLM (16).




FIG. 3

EP 0 655 723 A1

TECHNICAL FIELD OF THE INVENTION

This invention relates to image display systems, and more particularly to a digital memory for a display system that processes image data and uses a spatial light modulator to display real-time images.

BACKGROUND OF THE INVENTION

Real-time display systems based on spatial light modulators (SLMs) are increasingly being used as an alternative to display systems using cathode-ray tubes (CRTs). SLM systems provide high resolution displays without requiring the digital data to be converted to analog form prior to display as is the case with a CRT system.

Deformable mirror devices (DMDs) are a type of SLM, and may be used in projection display applications. A DMD has an array of micro-mechanical mirror elements, each individually addressable by electronic data. Depending on the state of its addressing signal, each mirror element is moved so that it either does or does not reflect light to the image plane. Other SLMs operate on similar principles, with pixel elements that emit or reflect light simultaneously with other pixel elements, such that a complete image frame is generated by addressing pixel elements rather than by scanning them.

For processing data in an SLM-based system, as is the case with other digital image processing systems, the processor operates on pixel data. Interlaced data is arranged pixel-by-pixel, row-by-row, and field-by-field. Scan conversion techniques are applied to generate frames from fields. Non-interlaced data is already arranged as frames. Processing tasks such as colorspace conversion and scaling, as well as scan conversion, are performed on the pixel data.

However, in an SLM-based system, prior to display, the data must be arranged in "bit-planes". In other words, bit-level data must be delivered to the SLM so that each pixel element can be "on" or "off" a length of time corresponding to the value of its pixel data. A bit-plane represents all bits of all pixels having the same digital weight. For pixels having an n-bit resolution, there are n bit-planes per image frame.

Because of these different data formats, existing SLM systems use separate memories for providing pixel data to be processed and for providing bit-plane data to the SLM. For accomplishing digital processing tasks, a first memory supplies pixel data to a processor. A second memory delivers bit-plane data to the SLM.

SUMMARY OF THE INVENTION

According to one aspect of the present invention, there is provided a memory for use in a digital display system having a processor for performing image processing and having a spatial light modulator (SLM) for generating an image according to image data, comprising: a memory array for storing image data, said array having a capacity of at least the bit-size of two image frames; a plurality of first registers for receiving pixel data for storage in said memory array; a plurality of second registers for transferring pixel data from said memory array to said processor; a plurality of third registers for transferring data from said memory array to said SLM after said pixel data has been processed; a bit selector for controlling said SLM registers such that said SLM registers deliver data to said SLM; and control means for controlling the addressing and timing of reading to and writing from said memory array via said registers.

According to a second aspect of the present invention, there is provided a method of storing and processing data in a digital image system having a processor for performing image processing and having a spatial light modulator (SLM) for generating an image according to image data, comprising the steps of: using first registers to receive pixel data; storing said pixel data before said processing step; using second registers to deliver said pixel data from said memory array to a processor; processing said pixel data; using said first registers to receive said pixel data after processing; storing said pixel data after processing; selecting bits of said pixel data to format said data into image data; and using third registers to deliver said image data to an SLM.

According to a third aspect of the present invention, there is provided a processing system for use in a digital display system having a spatial light modulator (SLM) that generates an image according to image data, comprising: a field buffer for delivering pixel data to a memory; a processor for receiving said pixel data from said memory and for processing said pixel data such that it is ready for display by said SLM; a memory having a memory array for storing image data, said array having a capacity of at least the bit-size of two image frames, a plurality of first registers for receiving pixel data for storage in said memory array, a plurality of second registers for transferring pixel data from said memory array to said processor for processing, a plurality of third registers for transferring data from said memory array to said SLM after said pixel data has been processed, a bit selector for controlling said third such that said third registers deliver image data to said SLM; a memory input control means for controlling when said mem-

ory receives data from said field buffer and when said memory receives data from said processor; and a spatial light modulator for receiving said image data and generating a display.

A technical advantage of the invention is that the same memory can be used to provide pixel data to a processor as is used to deliver bit-plane data to the SLM. The chip count and pin count of digital components are reduced, resulting in reduced cost of an SLM-based projection system.

BRIEF DESCRIPTION OF THE DRAWINGS

Figures 1 and 1A are block diagrams of a SLM-based display system, having a memory in accordance with the invention.

Figure 2 illustrates the processor and memory of Figure 1 in further detail.

Figure 3 illustrates a portion of the memory.

Figure 4 illustrates the steps of a method of using the memory for storing both processor-bound and SLM-bound data.

Figures 5 and 6 illustrate the ordering of data stored in the registers of Figure 3.

Figure 7 illustrates how images for special features, such as picture-in-picture, are read to memory.

Figure 8 illustrates a modification of the memory of Figure 3 for implementing special features.

DETAILED DESCRIPTION OF THE INVENTION

A comprehensive description of a DMD-based digital television system is set out in U.S. Patent No. 5,079,544, entitled, "Standard Independent Digitized Video System", and in U.S. Patent Serial No. 08/147,249 (Attorney Docket No. TI-17855), entitled "DMD Display System", both assigned to Texas Instruments Incorporated, and both incorporated herein by reference.

U.S. Patent Serial No. 07/678,761, entitled "DMD Architecture and Timing for Use in a Pulse-Width Modulated Display System" (Attorney Docket No. TI-15721), describes a type of DMD-based display system, and is incorporated herein by reference. It also describes a method of formatting video data for use with such a system, and a method of modulating bit-planes to provide varying pixel brightness. The general use of a DMD-based projection system with a color wheel to provide sequential color images is described in U.S. Patent Serial No. 07/809,816, entitled "White Light Enhanced Color Field Sequential Projection" (Attorney Docket No. TI-16573), incorporated herein by reference.

Figure 1 is a block diagram of a SLM-based display system 10, which provides color images from pixel data sampled from a video signal. Al-

though the following description is in terms of a receiver for a broadcast television signal, it should be understood that receiver 10 could be any type of equipment for receiving an analog composite video signal and displaying images represented by the signal. Figure 1A is a block diagram of a similar system 10a, in which the image data input signal already represents digital data. Both types of systems 10 and 10a are referred to herein as a "digital display system". In both Figures 1 and 1A, only those components significant to pixel processing and bit-plane conversion are shown. Other components, such as those used for processing synchronization and audio signals, are not shown.

The invention, which involves various aspects of memory 15, is useful with either type of system 10 or 10a. A common characteristic of both system 10 and system 10a is that memory 15 provides data to processor 14 for processing as well as to SLM 16 for display. In other words, memory 15 integrates the functions of a pixel processing store and a bit-plane conversion store. Thus, only one memory device need be used in system 10 or 10a.

For purposes of example, the description herein is directed to system 10a, and it is assumed that the processing task to be performed by processor 14 is converting interlaced fields into frames. Various de-interlacing algorithms exist, such as line doubling, line averaging, median filtering, and motion adaptation. A characteristic of typical de-interlacing algorithms is that processor 14 combines pixel data from different rows, whether of the same field or of temporally adjacent fields. Examples of other processing tasks that system 10 or system 10a is likely to perform are scaling, colorspace conversion, and picture quality control. For each of these tasks, processor 14 operates on pixel data. Any of these tasks could be performed by moving pixel data back and forth between processor 14 and memory 15 in the manner described herein and executing appropriate computer processes.

For purposes of example, an image having 768 pixels per row, 576 rows per frame, and 8 bits per pixel is assumed. For 8-bit pixels, the bit-length of a row is 8×768 , or 6144 bits. In practice, a more typical pixel size is 24 bits, with 8 bits for each of three colors. The primary effect of different frame and pixel sizes would be differences in the memory sizes described herein.

As an overview of system 10, signal interface unit 11 receives an analog video signal and separates video synchronization and audio signals. It delivers the video signal to A/D converter 12a and Y/C separator 12b, which convert it into a digital video signal and perform luminance/chrominance separation, respectively. Although the receiver 10 of Figure 1 performs A/D conversion before Y/C separation, the order of these tasks could be re-

versed for analog rather than digital Y/C separation.

A field buffer 13 is interposed between Y/C separator 12b and processor 14. This field buffer 13 is useful for field spreading. Because the SLM-based systems 10 and 10a do not require vertical blanking time, the extra time between fields may be used to increase the time available for processing data and loading bit-planes to the SLM 16. Field buffer 13 may have other functions related to color wheel synchronization and scaling. As indicated in Figure 1, for some tasks, such as motion adaptive de-interlacing, data might be delivered directly from field buffer 13 to processor 14 instead of being first written to memory 15. Processor 14 prepares the data for display, by performing various processing tasks. As stated above, processor 14 operates on pixel data.

Memory 15 receives pixel data from field buffer 13. At an appropriate time, memory 15 then delivers pixel data to processor 14 for processing. After processing, memory 15 again receives the pixel data. As stated above, transfer of data between memory 15 and processor 14 may be repeated for a number of different processing tasks. After all processing, the data is "fully processed" in the sense that it is ready for delivery to SLM 16. After each frame of fully processed data is stored, memory 15 delivers bit-planes of that frame to SLM 16. Special features of memory 14 for accomplishing both pixel data and bit-plane output are described below in connection with Figures 2 - 4.

SLM 16 may be any type of SLM. Although this description is in terms of a DMD type of SLM, other types of SLMs could be substituted into system 10 or 10a and used for the method described herein. For example, SLM 16 could be an LCD-type SLM. Details of a suitable DMD can be found in U.S. Patent No. 4,956,619, entitled "Spatial Light Modulator", which is incorporated by reference herein.

Display unit 17 receives the image from SLM 16, and provides a display image to an image plane such as a display screen. If the system 10 or 10a handles color data, display unit 17 may include a color wheel, which rotates such that each bit-plane is transmitted through a corresponding color filter. Master timing unit 18 provides various system control functions.

Figure 2 illustrates processor 14 and memory 15 in further detail. As indicated, memory 15 is a double-buffer memory in the sense that it has a capacity of at least two image frames. During one frame period, typically 1/60 second, a first area 15a stores up to one frame of data available for processing. During the same frame period, a second area 15b stores a frame of data being loaded to SLM 16. At the end of the frame period, area 15a is filled with a frame of data to be delivered to SLM

16, and area 15b is empty because its data has been loaded. The two areas 15a and 15b are "ping-pong" controlled, each frame period. After area 15b has delivered its data to SLM 16, it becomes the area for providing data to processor 14. At the same time, area 15a, now filled with fully processed data, becomes the area that delivers data to SLM 16.

As stated above, memory 15 receives pixel data from two different sources. Sometimes it receives pixel data from field buffer 13. At other times, it receives pixel data from processor 14. Depending on a timing function that controls which source is to currently deliver data to memory 15, multiplexer 21 directs the appropriate data to a write port 22 of memory 15. Memory 15 also has a read port 23 for delivering data to processor 14. These ports 22 and 23 may operate concurrently, such that pixel data may be written in while different pixel data is being read out.

Control unit 25 receives timing signals from master timing unit 18 and address signals from processor 14. The data rates required for real-time image display on DMD-based projection systems are the subject of various other patent applications, such as U.S. Serial No. 07/678,761, incorporated by reference above. For addressing, control unit 25 includes an address decoder for row-random access. That is, any row of data may be accessed independently. For example, when a field of interlaced pixel data is written in, odd lines or even lines only may be written. Address and control lines (not shown) are used to determine which row is accessed.

Figure 3 illustrates a portion of memory 15, identified as a memory unit 30. In this example, each memory unit 30 has a capacity of 1/6 frame of pixel data. Thus, six memory units 30 are required to store each frame of data.

Each unit 30 has two memory arrays 34. Each array 34 has a capacity of 512 x 576 bits. This size corresponds to the size of 1/12 of an image frame, and to the ability of each of the six units 30 to store 1/6 of an image frame. The 512 bit "height" of arrays 34 accommodates the 6144-bit length of each row. ($512 \times 12 = 6144 = 8 \times 768$). Their 576-bit "width" corresponds to the number of rows in a frame. It should be understood that the division of memory 15 into arrays 34 is a matter of control means and available memory sizes. Conceptually, memory 15 could be a single array having a capacity of at least two image frames. For double buffering, the array(s) assigned to each area 15a and 15b could share registers 31 - 33 and bit selector 37. Alternatively, a second set of six memory units 30 could be used for each area 15a and 15b.

Each unit 30 also has three types of registers: input registers 31 for receiving pixel data from processor 14, processor-bound output registers 32 for delivering pixel data to processor 14, and SLM-bound output registers 33 for delivering bit-plane data to SLM 16.

Registers 31 - 33 are 256-bit registers, which corresponds to the size of 32 8-bit pixels. It should be understood that the size of registers 31 - 33 is related to the size of the image frames. That is, if the image has a length of 8 x 768 bits per row, and registers 31 - 33 are 256-bit registers, a total of 24 registers are required to store an entire row of 6144 bits. If an image frame had a different number of rows or pixels per row, the size of registers 31 - 33 or of arrays 34 could be adjusted accordingly. Likewise, the number of registers of each type 31 - 33 in each unit 30 is related to their size and the size of the arrays 34. If, for example, each unit 30 had only two 256-bit registers of each type, smaller arrays 34 and twice as many memory units 30 would be used.

Each memory unit 30 has four of each type of register 31 - 33, two for each array 34. Thus, where each unit 30 stores 1/6 frame, a total of 24 of each type of register 31 - 33 are used for each frame. Each array 34 is written to and read from via two registers of each type 31 - 33. This is another feature that enhances data rates because top rows can be written out while bottom rows are read in. Parallel data lines 38 carry the data from or to registers 31 - 33 in accordance with control signals delivered from control unit 25.

Figure 4 illustrates the basic steps of using memory 15 in accordance with the invention. In step 41, pixel data is written to memory 15 via input registers 31. After each row is read to registers 31, that row is transferred to arrays 34. In step 42, which occurs after a sufficient amount of data is stored, typically at least a field, pixel data is read from memory 15 to processor 14, via registers 32. In step 43, processor 14 operates on the data, such as by performing a de-interlacing algorithm that creates frame data. In step 44, the processed data is written to memory 15 via registers 31, in the same manner as for step 41. If there is further processing to be performed, steps 42 - 44 are repeated. When the data is fully processed, it is ready for delivery to SLM 16 via registers 33. In step 45, which occurs after at least one frame is stored, bit-planes are read from memory 15 to SLM 16 via registers 33.

For reading data from memory 15 to SLM 16, registers 33 are controlled so that the data is received by SLM 16 in bit-plane format. Various embodiments of memory 15 may be used to accomplish this "format on output" function. In the embodiment of Figure 3, like registers 31 and 32,

each 256-bit register 33 stores 8 bits for each of 32 pixels. However, for bit-plane format, a bit selector 37 in communication with each register 33, selects every 8th bit of each pixel. Bit selection in this manner selects bits 0, 8, 16, ..., 248 from each register 33. The result is a bit-plane of bit 0 of each pixel. Bit selector 37 then increments one bit position to read a next bit-plane of bit 1 of each pixel. This process continues for all bit-planes of the image. In general, for n-bit pixels, every nth bit is selected for n bit-planes.

As an alternative to having a 256-bit capacity, registers 33 could have a 16-bit capacity. In this case, bit selector 37 would be placed at the input to registers 33, such that every 8th bit is loaded to registers 33. There are a number of techniques that could be used for formatting the data into bit-planes, but an important characteristic is that each method involves use of output registers 33 that are dedicated to delivering data to the SLM 14 and some sort of bit selector 37 at the input or output of registers 33.

Typically, the loading of data into registers 31 - 33 will occur concurrently. Thus, as a row from one field is written to registers 31, a prior row can be written to registers 32 for delivery to processor 14, and a processing row can be written to registers 33 for delivery to SLM 14.

30 Special Features

Figures 5 and 6 illustrate the image data in the form that it is stored in registers 31 - 33. As stated above, an image having 576 rows of data and 768 pixels per row is assumed. Each pixel is represented by 8 bits of data.

Each row of image data is stored as a set of blocks, each block designated as "B - row number - block number". Where a row of data is 768 pixels, each block is comprised of data for 16 pixels. Thus, each block has a size of 128 bits. Each 256-bit register 31 - 33 stores two blocks of row data in serial form.

Because each memory unit 30 has four registers of each type 31 - 33, each memory unit 30 receives eight blocks of data. Thus, six memory units 30 store the 48 blocks of data that comprise each row.

A feature of many digital television systems is the ability to display a "picture-in-picture" (PIP), which is a small frame, usually of a decimated image from a different signal, within the main image frame. The data for the two frames are not necessarily in phase, and some means must be provided so that the larger image does not overwrite the area reserved for the small image.

Figures 7 and 8 illustrate how memory 15 may be modified for special features, such as PIP. The

data for the special image, here a PIP, is generated using conventional A/D conversion and decimated image generation techniques. A PIP control unit 71 controls when a PIP image is to be displayed. If the PIP is "on", control unit 71 selects a predetermined subset of input registers 31 of the same or of different memory units 30. These are the input registers 31 that will receive the PIP image. For example, block B-550-44 to block B-576-48 of one memory unit 30 could be selected. The result is a PIP frame in the lower right corner of the display that is four blocks wide and 26 rows high. For a special image that is wider than eight blocks, the registers 31 of more than one memory unit 30 would be used.

Figure 8 illustrates a modification of the memory unit 30, designated as memory unit 80, which is used to implement special images, such as PIP. It is like memory unit 30, except that it is block-random rather than row-random. A row/block decoder 81 permits data to be written and read to selected blocks of memory 15.

During the reading of pixel data for the main image to memory 15, control unit 29 deselects the registers 31 that are being used for the PIP, so that the main frame is not written to registers 31 reserved for the PIP image. Also, registers 32 are disabled so that the PIP image data is not delivered to processor 12 for scan conversion processing.

The control circuit of Figure 7 and the block random access memory 80 of Figure 8 could be used for other digital display features, such as on-screen display or closed captioning. The registers 31 corresponding to whatever area on the display screen is reserved for display of special features are controlled so that the special image is loaded to the appropriate registers 31 and not overwritten by the main image.

Other Embodiments

Although the invention has been described with reference to specific embodiments, this description is not meant to be construed in a limiting sense. Various modifications of the disclosed embodiments, as well as alternative embodiments, will be apparent to persons skilled in the art. It is, therefore, contemplated that the appended claims will cover all modifications that fall within the true scope of the invention.

Claims

1. A memory for use in a display system having a processor for performing image processing and having a spatial light modulator (SLM) for generating an image according to image data,

comprising:

a memory array for storing image data, said array having a capacity of at least the bit-size of two image frames;

5 a plurality of first registers for receiving pixel data for storage in said memory array; a plurality of second registers for transferring pixel data from said memory array to said processor;

10 a plurality of third registers for transferring data from said memory array to said SLM after said pixel data has been processed;

a bit selector for controlling said SLM registers such that said SLM registers deliver data to said SLM; and

15 control means for controlling the addressing and timing of reading to and writing from said memory array via said registers.

20 2. The memory of Claim 1, wherein each plurality of said first registers, said second registers, and said third registers has a capacity of at least the bit-size of a row of a frame of image data.

25 3. The memory of Claim 1, wherein each plurality of said first registers and said second registers has a capacity of at least the bit-size of a row of a frame of image data, and wherein said plurality of third registers has a capacity of at least the bit-size of a row of a bit-plane of image data.

30 4. The memory of any preceding Claim, wherein 35 said bit selector selects bits on output from said third registers.

5. The memory of any of Claims 1 to 3, wherein 40 said bit selector selects bits on input to said third registers.

6. The memory of any preceding Claim, wherein 45 said control means provides row random access to said memory array.

7. The memory of any preceding Claim, further 50 comprising a block selection means for accessing predetermined portions of rows of said memory array, and wherein said control means has means for disabling a predetermined subset of first registers such that they do not receive pixel data.

8. The memory of any preceding Claim, further 55 comprising memory input control means for controlling when said first registers receive pixel data from a field buffer and when said first registers receive pixel data from a proces-

sor.

9. The memory of any preceding Claim, further comprising a special feature image control means for controlling when said memory stores a special feature image.

10. The memory of any preceding Claim, wherein the first registers are input registers, the second registers are processor-bound output registers and the third registers are SLM-bound output registers.

11. A method of storing and processing data in a digital image system having a processor for performing image processing and having a spatial light modulator (SLM) for generating an image according to image data, comprising the steps of:

using first registers to receive pixel data;
storing said pixel data before said processing step;
using second registers to deliver said pixel data from said memory array to a processor;
processing said pixel data;
using said first registers to receive said pixel data after processing; storing said pixel data after processing;
selecting bits of said pixel data to format said data into image data; and
using third registers to deliver said image data to an SLM.

12. The method of Claim 11, wherein said step of using third registers is accomplished by selecting bits of the same binary weight on output from said third registers.

13. The method of Claim 11, wherein said step of using third registers is preceded by the step of selecting bits of the same binary weight on input into said third registers.

14. The method of any of Claims 11 to 13, wherein said step of using said processor includes performing a scan conversion algorithm.

15. The method of any of Claims 10 to 14, wherein said step of using said processor includes performing a pixel scaling algorithm.

16. The method of any of Claims 10 to 15, wherein said step of using said processor includes performing a color conversion algorithm.

17. A processing system for use in a digital display system having a spatial light modulator (SLM) that generates an image according to

image data, comprising:

5 a field buffer for delivering pixel data to a memory;

a processor for receiving said pixel data from said memory and for processing said pixel data such that it is ready for display by said SLM;




10 a memory having a memory array for storing image data, said array having a capacity of at least the bit-size of two image frames, a plurality of first registers for receiving pixel data for storage in said memory array, a plurality of second registers for transferring pixel data from said memory array to said processor for processing, a plurality of third registers for transferring data from said memory array to said SLM after said pixel data has been processed, a bit selector for controlling said third such that said third registers deliver image data to said SLM;



15 a memory input control means for controlling when said memory receives data from said field buffer and when said memory receives data from said processor; and

20 a spatial light modulator for receiving said image data and generating a display.

18. The processing system of Claim 17, wherein each plurality of said first registers, said second registers, and said third registers has a capacity of at least the bit-size of a row of a frame of image data.

25 35 39 40 44 48 50 54 58 62 66 68 72 76 78 82 84 86 88 90 92 94 96 98 100 102 104 106 108 110 112 114 116 118 120 122 124 126 128 130 132 134 136 138 140 142 144 146 148 150 152 154 156 158 160 162 164 166 168 170 172 174 176 178 180 182 184 186 188 190 192 194 196 198 200 202 204 206 208 210 212 214 216 218 220 222 224 226 228 230 232 234 236 238 240 242 244 246 248 250 252 254 256 258 260 262 264 266 268 270 272 274 276 278 280 282 284 286 288 290 292 294 296 298 300 302 304 306 308 310 312 314 316 318 320 322 324 326 328 330 332 334 336 338 340 342 344 346 348 350 352 354 356 358 360 362 364 366 368 370 372 374 376 378 380 382 384 386 388 390 392 394 396 398 400 402 404 406 408 410 412 414 416 418 420 422 424 426 428 430 432 434 436 438 440 442 444 446 448 450 452 454 456 458 460 462 464 466 468 470 472 474 476 478 480 482 484 486 488 490 492 494 496 498 500 502 504 506 508 510 512 514 516 518 520 522 524 526 528 530 532 534 536 538 540 542 544 546 548 550 552 554 556 558 560 562 564 566 568 570 572 574 576 578 580 582 584 586 588 590 592 594 596 598 600 602 604 606 608 610 612 614 616 618 620 622 624 626 628 630 632 634 636 638 640 642 644 646 648 650 652 654 656 658 660 662 664 666 668 670 672 674 676 678 680 682 684 686 688 690 692 694 696 698 700 702 704 706 708 710 712 714 716 718 720 722 724 726 728 730 732 734 736 738 740 742 744 746 748 750 752 754 756 758 760 762 764 766 768 770 772 774 776 778 780 782 784 786 788 790 792 794 796 798 800 802 804 806 808 810 812 814 816 818 820 822 824 826 828 830 832 834 836 838 840 842 844 846 848 850 852 854 856 858 860 862 864 866 868 870 872 874 876 878 880 882 884 886 888 890 892 894 896 898 900 902 904 906 908 910 912 914 916 918 920 922 924 926 928 930 932 934 936 938 940 942 944 946 948 950 952 954 956 958 960 962 964 966 968 970 972 974 976 978 980 982 984 986 988 990 992 994 996 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201 1202 1203 1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1240 1241 1242 1243 1244 1245 1246 1247 1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1270 1271 1272 1273 1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308 1309 1310 1311 1312 1313 1314 1315 1316 1317 1318 1319 1320 1321 1322 1323 1324 1325 1326 1327 1328 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339 1340 1341 1342 1343 1344 1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 1359 1360 1361 1362 1363 1364 1365 1366 1367 1368 1369 1370 1371 1372 1373 1374 1375 1376 1377 1378 1379 1380 1381 1382 1383 1384 1385 1386 1387 1388 1389 1390 1391 1392 1393 1394 1395 1396 1397 1398 1399 1400 1401 1402 1403 1404 1405 1406 1407 1408 1409 1410 1411 1412 1413 1414 1415 1416 1417 1418 1419 1420 1421 1422 1423 1424 1425 1426 1427 1428 1429 1430 1431 1432 1433 1434 1435 1436 1437 1438 1439 1440 1441 1442 1443 1444 1445 1446 1447 1448 1449 1450 1451 1452 1453 1454 1455 1456 1457 1458 1459 1460 1461 1462 1463 1464 1465 1466 1467 1468 1469 1470 1471 1472 1473 1474 1475 1476 1477 1478 1479 1480 1481 1482 1483 1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501 1502 1503 1504 1505 1506 1507 1508 1509 1510 1511 1512 1513 1514 1515 1516 1517 1518 1519 1520 1521 1522 1523 1524 1525 1526 1527 1528 1529 1530 1531 1532 1533 1534 1535 1536 1537 1538 1539 1540 1541 1542 1543 1544 1545 1546 1547 1548 1549 1550 1551 1552 1553 1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566 1567 1568 1569 1570 1571 1572 1573 1574 1575 1576 1577 1578 1579 1580 1581 1582 1583 1584 1585 1586 1587 1588 1589 1590 1591 1592 1593 1594 1595 1596 1597 1598 1599 1600 1601 1602 1603 1604 1605 1606 1607 1608 1609 1610 1611 1612 1613 1614 1615 1616 1617 1618 1619 1620 1621 1622 1623 1624 1625 1626 1627 1628 1629 1630 1631 1632 1633 1634 1635 1636 1637 1638 1639 1640 1641 1642 1643 1644 1645 1646 1647 1648 1649 1650 1651 1652 1653 1654 1655 1656 1657 1658 1659 1660 1661 1662 1663 1664 1665 1666 1667 1668 1669 1670 1671 1672 1673 1674 1675 1676 1677 1678 1679 1680 1681 1682 1683 1684 1685 1686 1687 1688 1689 1690 1691 1692 1693 1694 1695 1696 1697 1698 1699 1700 1701 1702 1703 1704 1705 1706 1707 1708 1709 17010 17011 17012 17013 17014 17015 17016 17017 17018 17019 17020 17021 17022 17023 17024 17025 17026 17027 17028 17029 17030 17031 17032 17033 17034 17035 17036 17037 17038 17039 17040 17041 17042 17043 17044 17045 17046 17047 17048 17049 17050 17051 17052 17053 17054 17055 17056 17057 17058 17059 17060 17061 17062 17063 17064 17065 17066 17067 17068 17069 17070 17071 17072 17073 17074 17075 17076 17077 17078 17079 17080 17081 17082 17083 17084 17085 17086 17087 17088 17089 17090 17091 17092 17093 17094 17095 17096 17097 17098 17099 170100 170101 170102 170103 170104 170105 170106 170107 170108 170109 170110 170111 170112 170113 170114 170115 170116 170117 170118 170119 170120 170121 170122 170123 170124 170125 170126 170127 170128 170129 170130 170131 170132 170133 170134 170135 170136 170137 170138 170139 170140 170141 170142 170143 170144 170145 170146 170147 170148 170149 170150 170151 170152 170153 170154 170155 170156 170157 170158 170159 170160 170161 170162 170163 170164 170165 170166 170167 170168 170169 170170 170171 170172 170173 170174 170175 170176 170177 170178 170179 170180 170181 170182 170183 170184 170185 170186 170187 170188 170189 170190 170191 170192 170193 170194 170195 170196 170197 170198 170199 170200 170201 170202 170203 170204 170205 170206 170207 170208 170209 170210 170211 170212 170213 170214 170215 170216 170217 170218 170219 170220 170221 170222 170223 170224 170225 170226 170227 170228 170229 170230 170231 170232 170233 170234 170235 170236 170237 170238 170239 170240 170241 170242 170243 170244 170245 170246 170247 170248 170249 170250 170251 170252 170253 170254 170255 170256 170257 170258 170259 170260 170261 170262 170263 170264 170265 170266 170267 170268 170269 170270 170271 170272 170273 170274 170275 170276 170277 170278 170279 170280 170281 170282 170283 170284 170285 170286 170287 170288 170289 170290 170291 170292 170293 170294 170295 170296 170297 170298 170299 170300 170301 170302 170303 170304 170305 170306 170307 170308 170309 170310 170311 170312 170313 170314 170315 170316 170317 170318 170319 170320 170321 170322 170323 170324 170325 170326 170327 170328 170329 170330 170331 170332 170333 170334 170335 170336 170337 170338 170339 170340 170341 170342 170343 170344 170345 170346 170347 170348 170349 170350 170351 170352 170353 170354 170355 170356 170357 170358 170359 170360 170361 170362 170363 170364 170365 170366 170367 170368 170369 170370 170371 170372 170373 170374 170375 170376 170377 170378 170379 170380 170381 170382 170383 170384 170385 170386 170387 170388 170389 170390 170391 170392 170393 170394 170395 170396 170397 170398 170399 170400 170401 170402 170403 170404 170405 170406 170407 170408 170409 170410 170411 170412 170413 170414 170415 170416 170417 170418 170419 170420 170421 170422 170423 170424 170425 170426 170427 170428 170429 170430 170431 170432 170433 170434 170435 170436 170437 170438 170439 170440 170441 170442 170443 170444 170445 170446 170447 170448 170449 170450 170451 170452 170453 170454 170455 170456 170457 170458 170459 170460 170461 170462 170463 170464 170465 170466 170467 170468 170469 170470 170471 170472 170473 170474 170475 170476 170477 170478 170479 170480 170481 170482 170483 170484 170485 170486 170487 170488 170489 170490 170491 170492 170493 170494 170495 170496 170497 170498 170499 170500 170501 170502 170503 170504 170505 170506 170507 170508 170509 170510 170511 170512 170513 170514 170515 170516 170517 170518 170519 170520 170521 170522 170523 170524 170525 170526 170527 170528 170529 170530 170531 170532 170533 170534 170535 170536 170537 170538 170539 170540 170541 170542 170543 170544 170545 170546 170547 170548 170549 170550 170551 170552 170553 170554 170555 170556 170557 170558 170559 170560 170561 170562 170563 170564 170565 170566 170567 170568 170569 170570 170571 170572 170573 170574 170575 170576 170577 170578 170579 170580 170581 170582 170583 170584 170585 170586 170587 170588 170589 170590 170591 170592 170593 170594 170595 170596 170597 170598 170599 170600 170601 170602 170603 170604 170605 170606 170607 170608 170609 170610 170611 170612 170613 170614 170615 170616 170617 170618 170619 170620 170621 170622 170623 170624 170625 170626 170627 170628 170629 170630 170631 170632 170633 170634 170635 170636 170637 170638 170639 170640 170641 170642 170643 170644 170645 170646 170647 170648 170649 170650 170651 170652 170653 170654 170655 170656 170657 170658 170659 170660 170661 170662 170663 170664 170665 170666 170667 170668 170669 170670 170671 170672 170673 170674 170675 170676 170677 170678 170








FIG. 5




FIG. 6




FIG. 7

13




FIG. 8



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 94 11 8421

DOCUMENTS CONSIDERED TO BE RELEVANT									
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.)						
D,A	EP-A-0 507 270 (TEXAS INSTRUMENTS INC.) * page 5, line 41 - page 6, line 1 * * figure 3 *	1,11,17	G09G3/34						
A	EP-A-0 530 761 (TEXAS INSTRUMENTS INC.) * column 4, line 56 - column 6, line 46 * * figure 2,*	1,11,17							
			TECHNICAL FIELDS SEARCHED (Int.Cl.)						
			G09G						
<p>The present search report has been drawn up for all claims</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 33%;">Place of search</td> <td style="width: 33%;">Date of completion of the search</td> <td style="width: 34%;">Examiner</td> </tr> <tr> <td>THE HAGUE</td> <td>23 March 1995</td> <td>Farricella, L</td> </tr> </table>				Place of search	Date of completion of the search	Examiner	THE HAGUE	23 March 1995	Farricella, L
Place of search	Date of completion of the search	Examiner							
THE HAGUE	23 March 1995	Farricella, L							
CATEGORY OF CITED DOCUMENTS		T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application I : document cited for other reasons & : member of the same patent family, corresponding document							
X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document									